Abstract. The possibility of in-memory computing with volatile memristive devices, namely, memristors requiring a power source to sustain their memory, is demonstrated. We have adopted a hysteretic graphene-based field emission structure as a prototype of volatile memristor, which is characterized by a non-pinched hysteresis loop. Memristive model of the structure is developed and used to simulate a polymorphic circuit implementing in-memory computing gates such as the material implication. Specific regions of parameter space realizing useful logic functions are identified. Our results are applicable to other realizations of volatile memory devices.
Introduction
Currently, there is a strong interest in in-memory computing concept. In particular, there are expectations that in-memory computing architectures may help to overcome the Von Neumann bottleneck problem [1] of conventional computers and thus provide us with better computing machines. Memristive [2] (memory resistive) and memcapacitive [3] (memory capacitive) elements that combine information processing and storage functionalities in simple device structures of nanoscale dimensions have received a great deal of attention in the context of in-memory computing (memcomputing [4] ) paradigm. In fact, the material implication gate was demonstrated experimentally with non-volatile memristive devices several years ago [5] . This idea has been further developed and reviewed in a number of papers [6, 7, 8, 9, 10, 11, 12] .
While there is a wide variety of physical systems with memory [13] , it is generally agreed that the non-volatile memory devices are the most suitable candidates for inmemory computing, and for good reason. In this paper, however, we explore a different route to in-memory computing based on volatile memristive devices. It is shown that, in principle, simple circuits of volatile memristors can provide some useful logic functions. Here, we do not aim to develop a practical in-memory computing architecture, but rather present a proof of concept application of volatile memristors. Eventually, it may find its own application niche.
To make our description physically based, in this paper we consider the hysteretic behavior of carbon-based field emitters [14, 15, 16, 17, 18] . For concreteness, we have chosen a hysteretic graphene-based field emission structure [17] as a prototype of volatile memristor. The memory effect in such a structure is attributed to a field-induced detachment of a portion of graphene sheet from substrate [17] . As in this system the minimum voltage required to induce an OFF to ON transition V ON is larger than that needed for the transition from ON to OFF, V OFF , there is a voltage interval where the structure remembers its state (defined by the history of voltage applied).
Thus, there are two main results reported in this paper: (i) the memristive model of graphene field emitters, and (ii) realization of in-memory computing gates based on such devices. Accordingly, this paper is organized as follows. We develop a memristive model of hysteretic graphene-based field emitters in Sec. 2. In particular, in the first part of this Section we formulate general equations of the model, while in the second part (that may be skipped by those readers who are not interested in model details), we formulate the model parameters based on our understanding of physical processes associated with graphene detachment from substrate. In Sec. 3, an implementation of logic gates based on volatile memristors is explored. We conclude in Sec. 4 with a summary of our study.
Memristive model of graphene field emitters
In this Section we develop a memristive model of graphene field emitters [17] showing that such devices can be classified as first-order voltage-controlled memristive systems.
Our model is well suited for the description of experimental results, as it captures both the switching dynamics and physics of field emission. We emphasize that the suggested memristive model can be adopted for the description of other nanomechanical systems with memory including those [19, 20] that do not require high voltages for their operation.
Memristive model
In a recent experiment [17] a strong hysteresis in current-voltage characteristics of field emission from the edge of graphene on SiO 2 was observed. This behavior was explained by a field-assisted local detachment of the graphene edge from the substrate (for a schematic illustration see Fig. 1 ). In particular, it was demonstrated that when the system is subjected to an increasing voltage V from 0 to a maximum value, there is a rapid increase in the current at a certain V switch (in what follows, denoted by V ON ). On the way back, a current drop is observed at
Importantly, in the hysteretic region (ranging from V OFF to V ON ) the current is stable in the sense that the system can stay arbitrary long in one of two (in some samples, many) possible current states. Thus, the memory of such field emitters can be classified as long-term and volatile (the memory is lost at small V including V = 0). A similar memory effect in field emission from graphene was also observed in our own in-house experiments [21] .
In order to describe the hysteretic field emission from graphene, we use the formalism of memristive devices developed by Chua and Kang [2] . According to the definition, an N -order voltage-controlled memristive system is given by
where R M is the memristance (memory resistance), which depends on the input voltage V and vector x of N internal state variables. The function f in Eq. (2) defines the dynamics of internal state. Nowadays, Eqs. (1)- (2) are widely used to model a broad range of emergent non-volatile memory devices [13] . Moreover, the present authors applied Eqs. (1)- (2) to field emission from carbon nanotubes [18] .
It is natural to select the internal state variable x as x = L p /L tot , where L p is the length of detached (standing) portion of the edge, and L tot is the edge length. Two limit cases (completely attached, x = 0, and detached, x = 1, edges) are schematically depicted in Fig. 1 . Generally, x can take any intermediate value between 0 and 1. To formulate the memristive model of graphene field emitters, we assume that the current in x = 0 and x = 1 states can be described by the Fowler-Nordheim law [22] . Note that this assumption is in agreement with experimental observations [17] .
The total current can be written as a sum of currents through the attached and detached regions of the edge:
where I OFF and I ON are the total emission currents at x = 0 and x = 1, respectively. I OFF and I ON are represented using the Fowler-Nordheim law as
Here, A OFF(ON) and B OFF(ON) are constants discussed in Subsec. 2.2. In order to reproduce experimental results [17] , it is sufficient to select the function f in the Eq. (2) as
where γ > 0 is the rate of change of x. In fact, the function f defined by Eq. (5) the memristor type is defined by inequalities A calculated I−V curve of graphene field emitter subjected to a triangular waveform voltage is shown in Fig. 3 . We emphasize that our volatile memristor exhibits a nonpinched hysteresis.
Physical basis of the model
Here, we briefly discuss the expressions for the model parameters A OFF(ON) and B OFF(ON) .
Consider the field emission from a graphene-based cathode, as presented in Fig. 1 . The potential difference V (t) between the cathode and anode results in the electric field E = βV /D, where D is the distance between the electrodes and β is the form factor. Then the current is described by the Fowler-Nordheim formula [14, 23, 21] 
, where e and m are the electron charge and mass, is the Planck constant, S is the effective emitting surface, and ϕ = 4.8 eV is the work function. Figure 4 . In-memory computing circuit considered in this work. The circuit combines two memristors M i , resistor R and two voltage sources.
In Fig. 1 , the situation (a) corresponds to the graphene sheet entirely attached to the substrate, while in the case (b), the edge of the sheet is detached. Following the arguments put forward in Refs. [17, 21] , we believe that the main effect is likely associated with the change in the form factor β and effective emitting surface S. Introducing β OFF(ON) and S OFF(ON) for the low-and high-current states, the model parameters are defined as A OFF(ON) ≡ A(S OFF(ON) , β OFF(ON) ) and B OFF(ON) ≡ B(S OFF(ON) , β OFF (ON) ). An intermediate situation is described by the superposition state, Eq. (3).
Logic gates

Circuit and calculation of the operation code
The possibility of in-memory computing with volatile memristors is investigated employing Fig. 4 circuit, which is similar to the circuit used in the demonstration of the material implication with non-volatile memristors [5] . In what follows this circuit is simulated based on the Kirchhoff's circuit laws equation for V R (t)
which is supplemented by Eqs. (1), (2) for the dynamics of memristances R M,1 and R M,2 . In Eq. (8), V R (t) is the voltage across R. Following Ref. [12] , we analyze the simulations results calculating a numerical code that can be associated with a specific logic operation. Taking w i = 1, 2, 4, 8 as weights for the input combinations (0,0), (0,1), (1,0) and (1,1), the numerical code is calculated as a weighted sum of the final state of a selected memristor,
where b f ij is the final state (0 or 1) of the device of interest j (in our case, M 1 or M 2 ) for i-th input combination (0, 0), (0, 1), (1, 0) or (1, 1) that correspond to i = 1, 2, 3, 4 . . notations are used for the logic functions, e.g., NOT is the logical negation, IMP is the material implication (in particular, IMP 1 is M 1 →M 2 ), etc. In our numerical simulations of Fig. 4 circuit, we have encountered the following operation codes: 0, 2, 4, 10-13, 15.
Diagrams of logic operations
Figs. 5 and 6 show some selected results of our simulations. In order to obtain each point of these plots, we simulated the dynamics of Fig. 4 circuit for all possible pairs of initial states of M 1 and M 2 subjected to V 1 and V 2 . The operation code was found with Eq. (9) and interpreted based on the Table 1 .
According to Fig. 5 , the logic operations are symmetric for M 1 and M 2 with respect to V 1 = V 2 line. As expected, at low voltages applied to M i , x i changes to 0, at high voltages -to 1, and there is also a stability region (copy to M i ). At R = 0, the common stability region is a square defined by the lines V i = V ON(OFF) . This square is deformed at R > 0 (this can be seen by placing Fig. 5(b) over Fig. 5(a) or vice versa) . The most important voltages regions, however, are those providing the material implication (IMP) and negation of implication (NOT(IMP)) gates. The importance of the material implication stems from the fact that it is a fundamental logic gate [24] , which, together with 'set to 0' (FALSE) operation form a computationally complete logic basis. Fig. 6 shows the effect of the resistance of R on logic operations regions. One can notice that, generally, an increase in R scales the operation regions in Fig. 5 (a) to higher voltages. In particular, one can notice the disappearance of 'set to 1' regions (these regions are now beyond the scales presented) and, in fact, an increase of the region of NOT(IMP). This observation, actually, is of value as the proper choice of R simplifies the experimental realization of logic gates and improves reliability.
In order to demonstrate the proposed logic gates experimentally, one can implement, for example, the following operation protocol. First of all, the memristors can be independently initialized by grounding the common point of their connection with R and applying suitable voltage sequences V 1 (t) and V 2 (t). Next, the grounding of the connection point is released while V 1 and V 2 are kept in the stability region of memristors (operation codes 10 and 12). Third, V 1 and V 2 can be simultaneously placed into the desired operation point and switched back into the stability region. The calculation results will be stored in the final states of memristors.
Parameter variability effects
In this subsection we investigate the effect of variability of memristor parameters on the logic functions realized with Fig. 4 circuit. Specifically, we consider the operation of In Fig. 7 , one can notice that the diagrams for M 1 and M 2 are no more symmetric. At the same time, the general topologies of diagrams are the same as these in Fig. 5 . Importantly, the areas of useful logic functions for M 1 (the implication and negation of implication) increase with an increase in V OFF and V ON of M 2 . This observation can be used, e.g., to achieve more stable operation of such memristive logic gates.
Conclusion
We considered the possibility of in-memory computing (in the form of boolean logic) based on volatile memristive devices. As a prototype of such structures, a hysteretic graphene field emitter was adopted. A memristive model of field emission from the graphene cathode was developed. This model is practical for the description of real experiments.
Moreover, it was shown that simple circuits of volatile memristors can serve as a polymorphic logic gate. Specifically, we have demonstrated that in addition to the trivial operation set (FALSE, TRUE and hold the state) the same circuit can implement the material implication and the negation of implication. We expect that volatile memristors could find their own applications, e.g., in low-level information processing circuits.
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